Scan circuit testing generally causes excessive switching activity compared to normal circuit operation. This excessive switching activity causes high peak and average power consumption. Higher peak power causes, supply voltage droop and excessive heat dissipation. This paper proposes a scan cell reordering methodology to minimize the peak power consumption during scan shift operation. The proposed methodology first formulate the problem as graph theoretic problem then solve it by a linear time heuristic. The experimental results show that the methodology is able to reduce up to 48% of peak power in compared to the solution provided by industrial tool.
INTRODUCTION
A scan chain is a set of sequential elements, which during test mode are connected to each other in a serial fashion. In scan testing, the test patterns are loaded into the scan chain by serial shifting. During the time of shifting, a number of transitions occur in the scan chain. These transitions propagate and create excessive toggling in the combinational Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. GLSVLSI '10, May 16-18, 2010 logic, which lead to high dynamic power consumption. The toggling activity that takes place during scan operation is in general much higher than the toggling during functional operation [18] . The excessive toggling during testing is the major concern for the modern circuit.
As most modern designs in the current era of deep submicron are functionally complex and operate at high speed, the power consumption becomes an important issue to address particularly during testing. Excessive average power can cause problems such as instant circuit damage, higher product cost, performance degradation and reduced battery life [13] ; and excess peak power can result in IR drop and cross talk problems, leading to a good chip being falsely classified as defective. The IR drop and cross talk problems are of increasing concern for at-speed testing. During at-speed launch and capture operation, the excessive peak power causes high rate of current in the power and ground rails and hence leads to excessive noise at power and ground. This excessive noise can change the state of logic unexpectedly; hence, this may cause a good die to fail the test, which leads to yield loss [8] . Saxena et al. [3] discusses the IR drop and cross talk problems in detail.
Reduction of peak power during test becomes necessary for three important reasons: 1. high peak power causes yield loss due to power droop and cross talk, 2. to avoid chip being damaged during testing, and 3. for an SoC with multiple module, a parallel testing can be performed to reduce the test time.
The main contribution of this paper is to provide a graph theoretic problem formulation for scan cells reordering that takes power consumption during load/unload cycle and shift & launch cycle(also known as test cycle) into account. It also provides a heuristic to solve the formulated problem. The experimental results show that peak power can be significantly reduced.
The rest of the paper is organized as follows. Section II gives an overview of previous works. In Section III, a brief background to peak power problem and basic of scan reordering is presented. Section IV and V provides the problem formulation and algorithm respectively. In section VI, time and space complexity for the proposed algorithm is analyzed. Section VII presents the experimental results and the paper is concluded in section VIII.
PREVIOUS WORK
The problem of test power reduction has been an active area of research for quite sometime. The most straight forward approach to reduce the dynamic power is to test the circuit at reduced clock speed. However this solution is no longer a practical as modern designs are timing critical and sensitive to test application time. More over the peak power is independent of clock frequency.
Most of the previous approaches are aimed at average power reduction, however they have also achieved some reduction in peak power as a by-product [1, 11, 9, 16, 14, 17] . The approach by Chou et al. [1] proposed the scheduling of test under power constraint, address power at module level, and not at circuit level. The work by Dabholkar et al. [11] has achieved average power reduction by test vector and scan latch reordering using some of the TSP heuristics. The work in the area of pattern compaction technique to control the average as well as peak power is done by Sankaralingam et al. [9] . The idea is to carefully merge the test patterns such that the power consumption in the resultant patterns is minimized. However, the scan reordering can still be applied on power aware merged patterns to further minimize the power consumption. An technique based on scan partition called as adaptive scan architecture was proposed by [16] . Another work on average power reduction is done by Girard et al. [14] and Bonhomme et al. [12] . The basic idea behind these works is to reorder the scan cells. In both of these proposals, the problems are formulated as a graph theoretic problems. As the problems are NP-complete the solutions are heuristic based. Furthermore the proposal by Girard [14] also provides a power-area tradeoff. Wu et al. [17] proposed a graph theoretic formulation of scan cells reordering for average power reduction. In this work, the Xs are preserved during the time of scan cells reordering for further optimization using MT-fill. This work also reduces peak power consumption along with average power as byproduct.
Butler et al. [5] and Li et al. [15] proposed X-filling technique, specifying the don't care bits in the test patterns, to minimize average power. Although the X-filling heuristic for average power also able to minimize peak power as byproduct, the scan reordering can still be applied for further reduction.
As discussed in the previous section, peak power reduction is becoming increasingly important. A few works have been proposed in peak power reduction [10, 7, 6, 8, 2] . Sankaralingam et al. [10] first identify the peak power violation patterns, and then perform simulation to identify the Xs in those patterns. This kind of methodology generally involves the simulation process which is time consuming for large circuits. More over the scan reordering can still be used along with this kind of X-fill approach. The work by Badereddine et al. [7] provids two possible approaches: scan chain stitching and X-filling technique to deal with the peak power. Badereddine et al. [6] evaluate the peak power reduction using MT-fill. Corno et al. [2] also address the peak power problem. In this work X-bits are identified by simulation and specified for peak power reduction. A recent work reported by Tudu et al. [4] uses scan vector reordering to minimize peak power. However our approach of scan chain reordering can be applied along with such techniques. Hence further reduction can be achieved.
The work done by Badereddine et al. [8] is based on scan reordering to minimize peak power during test cycle. In this work, the problem is formulated as a simulated annealing problem. As the primary concern is peak power during test cycle, they have considered only test patterns and not the responses which limits their approach to reduce peak power during load/unload cycles. However, their approach could achieve nominal reduction in peak power during load/unload cycles as a by-product.
Given the above observation, in this paper we are proposing a methodology to explore the concept of scan cells reordering to minimize peak power during load/unload cycle and test cycle. The proposed methodology does not affect the stuck-at fault coverage and test time. However incur nominal routing area overhead and may affect the transition fault coverage.
BACKGROUND
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Figure 1: Timing digram for at-speed scan testing
In the above figure, TCl is test clock, SEn is scan enable, Lp is launch pulse, Cp is capture pulse and shif ti is the i th shift cycle.
The power consumed during entire scan operation at various clock cycle are, shift power during the shift cycles (which also include the launch pulse Lp) and capture power during the capture pulse Cp. The shift power at each cycle is known as instantaneous power and the maximum among all the instantaneous power (for all vectors) is known as peak power. The peak power during shift cycle causes excessive heat dissipation (when the peak power remain for several number of cycle) and the peak power during Lp causes the IR drop problem which is especially problematic for at-speed testing [13] , [3] . This paper addresses both of the problems.
Basis of Power Reduction by Scan Cell Reordering
The scan cell reordering mechanism used for peak and average power minimization basically rely on reduction of intra pattern transitions (the bit difference within a pattern). By looking at the differing bits in the patterns, each scan cell can be reconnected in a suitable order to reduce the intra pattern transitions. The reordering of scan cells brings all 1s close to each other as well as all 0s during the scan shift operation. Figure 2 demonstrates the basic principle of scan cell reordering. In this figure T is test and R is response.
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Figure 2: Basic principle of scan reordering
PROBLEM FORMULATION
In this section a graph theoretic problem is formulated by first constructing a graph from given scan related information and then a problem resembling to scan cells ordering is defined on that graph. The following subsections explains the complete procedure.
Construction of Graph
The important information that are needed to be reflected in the graph are, scan cells, possible scan connection and peak power information for any pair of consecutive scan cells. Below is the procedure for graph construction:-
• For every scan cell SFi there is a corresponding node Ni in the graph.
• The scan path between any two possible scan cells is represented by an undirected edge between respective nodes. Note: The edges are undirected because, the pairing of scan cells is symmetric with respect to the number of transition. For example, in Figure 2 a revers ordering of the reordered scan chain will also results into one transition.
• The instantaneous power consumed by any test vector and response vector due to any possible pair of scan cells is represented as a pair of weight named as weightpair of the edge between respective nodes of the scan cells. The first element of the weight-pair is the weight corresponds to test vector and the second element corresponds to the response vector. Each element in the weight-pair are vector quantity, we name these element as testvector-weight (TVW) and responsevector-weight (RVW). The TVW and RVW are computed as follows:
Computation of TVW and RVW: Each TVW and RVW keeps the instantaneous power information for all tests and responses respectively. Instantaneous power information for an individual pattern (test or response) is computed by finding the bit difference between the original position of scan cell pair. Table 2 shows the TVWs and RVWs for the tests and responses shown in Table 1 respectively. The rows in Table 1 are tests Ti and their corresponding response Ri and columns are scan flip flops SFi. In Table 2 the scan cell pairs are given in column labeled with "scan cell pair" and corresponding TVW and RVW are given in columns t1 to t3 and r1 to r3 respectively. The columns t1 to t3 and r1 to r3 shows the peak power information for each test Ti and response Ri. The rectangular box in Table 1 shows the bit difference due to scan pair SF1 and SF2 and the corresponding transition information in Table 2 is shown inside a square box in t1 minor column. Figure 3 shows the complete graph constructed from the data given in Table 1 & Table 2 . In the process of computation of weight-pair, we have considered tests as well as responses. Taking both tests and responses into account is necessary to capture the peak power information as tests and responses both are shifted during load/unload operation.
Graph Theoretic Problem Formulation
The basic objective of problem formulation is that the formulation should consider the ordering of scan cells and the minimization of peak power. • Sum up all the TVWs along the path Hp in vector addition manner and find out the maximum value in summation result.
• The maximum of above computed maxima will be the cost(Ns, Ne) for path Ns-∼-Ne which resembles the peak power value for corresponding scan order Ss-∼-Se.
In a more formal way,
where
, where ni and ni+1 are the i th and (i +1) st visited nodes in the path Ns-∼-Ne, and l is the length of scan chain(or total number of node). The following example illustrates the above described procedure. N3 , be a Hamiltonian path from Figure 3 . Then the Tmax and Rmax can be computed as follow:
Example 1 Let N1
In this example n1 = N1, n2 = N4, n3 = N2, and n4 = N3. Finally the cost(Ns, Ne) = Max (Tmax, Rmax) = 2.
Hence from the above illustration the graph theoretic problem can formally be stated in following way:
Problem Statement: Given an undirected graph G(V, E, W), find a Hamiltonian path which has minimum cost over all other possible paths. Where V is set of vetices Vis, E is set of edges, and W is set of weight-pairs.
Note: The hardness of problem is NP-complete as this can be reduced to TSP which is a known NP-complete problem.
PROPOSED ALGORITHM
As the problem is NP-complete we are proposing a greedy based polynomial time (with respect to |V |) algorithm. The complete algorithm has two parts, Part-1 to find the Hamiltonian cycle and Part-2 to find the path from Hamiltonian cycle. Following subsequent subsection gives the details of algorithm for Part-1 and Part-2.
Construction of Hamiltonian cycle
Problem Statement: Given a graph G(V, E, W) find a Hamiltonian cycle having minimum cost cost(Ns, Ne), in this case s = e. Algorithm Part-1(with reference to Figure 3 
):
Step 1: Chose an initial node randomly and assign it to current-node and initialize corresponding cumulative-nodecost to ([0 0 0], [0 0 0]). Note: cumulative-node-cost is an array of integers computed dynamically for a node visited currently.
Step 2: In this step, the decision parameter peak-power and average-power are computed. These are used in Step 3 to select the next node to visit. The peak-power and averagepower are computed with respect to the set of nodes which are not yet visited and are neighbors of the current node. We call these node as candidate-node and any edge from current node to a candidate-node is called as candidateedge. A vector addition operation is performed between the cumulative-node-cost and weight-pair of each candidateedge separately. We call these sum probe-path-weight. The peak-power for each of the candidate-edge is computed by finding Max(probe-path-weight along the candidate-edge). And average-power is computed by finding Sum(probe-pathweight along the candidate-edge).
Step 3: A node Ni from the set of candidate-node is selected as the next node if the peak-power along the edge(currentnode, Ni) is minimum among all other peak-power. If there are more than one node having equal peak-power then the corresponding average-power is used as a tie breaker. In case of equal average power, the next node will be chosen randomly. Following example helps understanding the above procedure. Figure 3 The peak-power and average-power along each candidateedge can now be computed as follows, peak-power :
Example 2 Considering
The next task is to select a next node based on the above computed peak-power and average-power. In this example peak-power along each candidate edge is equal i.e. 1, hence average-power is used as a tie breaker. average-power along edge(N1, N3) is 1 which is less than the average-power of other candidate edge. Hence node N3 will be selected as the next node to be visited.
Step 4: In this step cumulative-node-cost and current-node are updated. The cumulative-node-cost for next node to visit = cumulative-node-cost of current-node + weight-pair of edge(current-node, next-node-to-visit). For Example 2, current-node will be updated with node N3 and cumulativenode-cost for N3 = ( Step 5: Repeat the Algorithm from Step 2 until a Hamiltonian cycle is constructed.
At the end Algorithm part-1 will produce a Hamiltonian cycle. For Figure 3 the Algorithm will give the Hamiltonian cycle shown in Figure 4 as output.
Construction of Hamiltonian path
Problem Statement: Given a Hamiltonian cycle H(V, E, W), find out a Hamiltonian path which have minimum cost cost(Ns, Ne).
Algorithm Part-2(Computation and Selection):
Computation: In this step the peak and average power consumption will be computed for every possible Hamiltonian path. Peak power is the primary objective of power minimization where as average power is used a tie breaker which is the secondary objective. For a given H having total node |V | there can be |V | number of possible Hamiltonian path. For each path the peak and average power is computed. Computation of peak and average power for a Hamiltonian path Hp are done as follows:
Peak power is computed according to the Equation 1. Average power is computed according to the weighted transition metric method [9] as follows,
where Tsum = Sum
is the total number of node in H, and ni and ni+1 are the i th and (i + 1) st node in Hp. T  T  T  T  T  T  T  T  T  T  T  T  T  T  T  T Selection: In this step the optimal Hamiltonian path will be selected based on the following criteria,
• The path which have lesser peak power than other will be the final Hamiltonian path
• In case of multiple path having equal peak power value, the minimum average power path will the final Hamiltonian path
• In case of failure of above criteria, the Hamiltonian path will be chosen with random choice.
For Example 3, the Path2 will be chosen as the final Hamiltonian path as the peak power of this path is lesser than others. Hence the resultant scan chain which corresponds to Path2 will be SF2 −→SF4 −→SF3 −→SF1.
TIME AND SPACE COMPLEXITY
Time Complexity
Algorithm Part-1(Hamiltonian cycle): The proposed heuristic has complexity of O(n * l 2 ) where l is the length of scan chain and n is number of test vector. The proposed heuristic takes additional 2n time to compute peak and average power at Step 2 in comparison to any other heuristic of same nature whose edge weight in graph are just a scalar quantity unlike in our case. Algorithm Part-2 (Hamiltonian path): Time complexity for this part of algorithm is O(n * l).
Space Complexity
Proposed heuristic does not use explicit space to represent the graph as the weight of edges are computed dynamically. An array of size l is used to keep the visited information for each node. To store the cumulative-node-cost requires 2n size of array. A temporary space to keep the weight-pair needs 2n size of array. Hence the overall complexity will be O(l + n).
Hence the proposed heuristic does not suffer from any strain related to time and space.
EXPERIMENTAL RESULTS
The experiments are carried out on ITC99 and ISCAS89 circuits. The algorithm is implemented in C++. Scan insertion, circuit synthesis, and test generation are performed using industrial tools. Test patterns are low power adjacent X-filled and compacted stuck-at fault pattern. Specification of benchmark circuits and experimental results are provided in Table 3 and Table 4 respectively. To show the effectiveness of the proposed work we have compared the experimental results with the scan order provided by industrial tool and with the average power scan order proposed by Bonhomme et al. [12] . We have chosen [12] as the suitable reference to compare our results reason being this is the only work on scan cell reordering for minimization of average and peak power. Another nearest candidate would be the methodology by Badereddine et al. [8] . However, the careful observation of experimental results of [12] and [8] indicates that for most of the benchmarks the work by Bonhomme et al. [12] is performing better for shift cycle peak power. Table 4 show that the proposed work is able to reduce the peak power up to 48.29% in comparison to the industrial solution and 28.51% in comparison to [12] for circuit s13207. For circuit s35932 the proposed work and the work by [12] are able to reduce the power singificantly due to the favourable combination of smaller number of pattern set and large scan chain. Also the proposed solution has achieved appreciable reduction for larger benchmark circuit. For some bench mark the %of reduction by [12] is negative because the peak power was not considered explicitly where as in this proposed work the peak power is considered as a primary parameter.
CONCLUSION
This paper has proposed a graph theoretic approach for scan cell reordering to minimize peak power during scan shift operation. The results show that the proposed methodology is capable of minimizing peak power in compared to industrial solution and [12] . The proposed work keeps stuck-at fault coverage and test application time unaffected. The scan reordering may affect the transition fault coverage in case of skewed-load testing and may incur small area overhead due to routing. In this work we have not taken these two parameters into consideration. However, the problem of routing can be solved by integrating our work with the methodology proposed by Girard et al. [14] , where the proposed methodology can be applied within the cluster to take care of power and cluster ordering can be used to minimize routing congestion. The transition fault coverage requires further work to co-optimize it with power and routing area.
The proposed scan reordering methodology is basically pattern dependent. It is the limitation of this proposed work that if some additional patterns are required on top of the existing patterns then the reordered scan chain may not be able to reduce the peak power effectively. This issue needs further work.
